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3,508,046 FIGURE t- 1s 2 irnlple graph of ~2 vetsus x. 
COMPUTING iSPPAHBATUS FIGURE 5 is a block d iag r~rn  of the general invention. 
David N. Sclhaefer, 617 Roclrford Road, FIGURE 6 is an  overall block diagram of a preferred 
Silver S~rine.  iMd. 20902 embod~ment of the invention and FIGURE 7 is a logic 
Filed Sept. 6; 1 9 3 ,  Ser. No. 577,945 diagram of a binary accun~ulator. 
ht. CI. GO6f 7/38 5 A particular application of the invention is in conjunc- 
U.8. 831. 235-196 10 Claims tion with the Interplanetary Monitoring Platform, IMP, 
Satellite. Reference FIGURE No. I shows the earth's 
niagnetic lines of force and the plasma shock wave result- 
ABSTRACT OF THE DISCLOSURE ing from the earth's magnetic field; the plasma, electro- 
A circnit for obtaining the sum of the squares of a nlagnctic radiation from the sun, up011 coming into the 
plurality of numbers. ne recognition of a unique rela- erfeclive force area of the earth's magnetic field experi- 
tion between the binary representation of an  integer to be ences a barrier much like that experienced by a plane en- 
squared and the binary representation of the difference co~lntering the sound barrier. Determination of the posi- 
betweell the square of that and the square of the 15 tion of this plasma shock wave is of scientific importance 
next previous number, makes possible a simple scheme and is one of the pnrposes of the IMP Satellite, the orbit 
for adding the to be squared which is stored in of  which is ~ h o ~ l l  in FIGURE 1. The plasma strength, is 
a first register into selected higher order stages of a set- highly directional outside the plasma shock wave and al- 
ond register. most non-directional inside the magnetosphere boundary. 
20 The IMP Satellite rotates o n  its own axis and during each 
rotation a plasma sensor obtains sixteen readings of the 
me invention described herein may be manufactured plasma strength, these readings are known as interval 
and used by or  for tlle Government of the United States COLInts, C, and the plot of them as a histogram. The dis- 
of hmerica for governmental the pay- tribution varies from low uniform readings within the 
ment of royalties thereon o r  therefore. 25 magnetosphere, to random readings in the transition re- 
m i s  illvention deals with signal conversion, and more gioll such 5s those shown in the histogram i a  FIGURE 2, 
par&icularly to the gel?eration of the sum of the power to 0°C high reading in  the region between the plasma 
of numbers wherein the numbers are represented by a "lock wa.ve and the sun, such as that shown in FIGURE 
series of pulse trains. 3; the one high rcading occurring when the plasma sensor is pointed at  the sun. Thus the variation in the interval For  various applications, it is desirable to determine 30 C's, indicates the position of the shock the sum of the powers of series of numbers. One such ap- 
wave. plication is the calculation of the root mean square value Transmitting all sixteen interval count values back to 
of a number of quantities; this calculation involves deter- earth would require relativelJr large amounts of both time 
miring the sum of the squares of the numbers representing and electrical power. To collserve time and power, only 
the quantities. Root mean square values are of particu- Y3 one signal representing a function, that of the function lar and significant imuortance in the field of statistical 
analysis. Another appiication of the sum of the squares 
is in the calculation of the familiar pyhthagorian theorem. 
The invention provides a means for producing the sum 
16 5 Ci" 
i=1 
of  the powers of numbers contained in a series of pulse 
trains as the pulse trains are received. The invention ac- 
cepts these illput pulse trains representing the numbers 
(2 ciy 
which will be raised to  the desired power and then will 
be  added to the sum of the prior raised numbers. The in- (hereinafter referred to as the function), is transmitted 
vention sequentially accumulates the pulses representing 45 back to earth. It can be shown that when the interval 
each number, simultaneously adds the number raised to counts are low and uniform the function will be equal to 
the desired power to the sum of the preceding numbers one, but when the interval counts consis: of only one high 
raised to the desired power, and stores a running account value the function will be equal to sixteen. The function 
of the snin as each new number is received. The account varies between one a i ~ d  sixteen, depending upon the satel- 
can be reset or  modified just ~ r i o r  to a new series of pulse 50 lite orbital position with respect to the plasma barrier. The 
trains or  as desired. The sum is generated without op- function values transmitted back to earth indicate the 
erations subsequent to the receipt of the pulse trains. plasma profile a t  particular orbital positions. Generation 
Olle object of the present illvention is the generation of of the function requires determining Zci2 which is the 
the sum of numbers raised to a po\\,er subsequent Sum of the squares of the individual interval counts. 
Another object is to increase the speed of gen- 55 In the field of computers, to obtain the sum of the 
erating the sum of numbers raised to a pox5)er; in fact to Powers of numbers the general practice has been to 
make the generation instantaneous. raise each n::mber to the desired power utilizing adding 
While another object is to perfor111 the generation with- and shifting techniques, and then to develop the sum 
o ~ t  th-, llse of exterilaily supplied base rate plllses io i~liti- adding techniques. These shifting and adding oper- 
ate aild co~xtrol oper;itians. 60 ations involve ths use of complex and costly hardware; 
Still ;inother osjeci of preszrrt inventio~? is the the operation of ~\,hiclr is also vely time consuming. In 
geilel.ation of tIie s u m  of powers with a reduction in hard- the prior ari ii!etiioils of gciiei.aiing 1115 car!vel-sion, 
ware necesj-ary to perlorill tiie generation arid the cxilpioy- squai"iiig, ~r i l t !  ~LcIJIII~ iiihe piace ;:f:e? tire series of p:tlst: 
melit of a straight-foiwsrd approach to facilitate mainle- trains being converted have occurred, so that the subse- 
nance and to ~ e r m i t  rapid comprehension of the opera- 65 quent shifting and adding o]?ei.ations f'o~:ad in the prior 
tion of the invention. a1.t rnethods 1.equir.e a clocking pulse train to cor~irol 
FIGURE i is a sketch of an  orbit of an Interplanetary these operations. Additional cost and hardviare is neces- 
Monitoring Platform, Ih4P, Satellite and its relation to sary to produce this clocking pulse train, which serves 
the earth, the plasma from the sun, and the earth's mag- as the initiating means for the subsequent operations. 
netic regions. 70 In order to ft~lly understand the instant invention a 
FIGURES 2 and 3 are histograms which are plots of the coniprehension of t\rro mathematical relationships is nec- 
amplitude of ~neasurements taken at various intermvals. essarp. Tliese mathematical relationships deal with the 
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summation of integers and with series of perfect squares. is added to the sum of the prior numbers a new series, 
The function Zn, the summation of an arithmetic referred to  as "approximately X2" series, is generated, 
series of integers where n could be any integer from in which the even numbers equal the corresponding 
one to infinity, is equal to numbers in the series of perfect squares, while the odd 
n2+n/2 numbers equal the corresponding numbers in the series 
of perfect square minus one. This relationship is shown 
this can easily be seen from the following tabulation: in the following: 
n :  Z(n) Series of perfect squares, X2 series: 1, 4, 9, 16, 25, 1 ....................................... 1 
2 ....................................... 36, etc. l 0  Approximately X2 series: 0, 4, 8, 16, 24, 36, etc. 3 ....................................... 6 
4 ....................................... 10 
5 ....................................... 15 If the binary equivalents of the numbers in  the ap- proximately X2 series are drawn out and compared with 6 ....................................... 21 
15 straight binary equivalents of decimal numbers thusly: 
The importance of these relationships lies in the fact 
that for large values of n the above function is approxi- Binary Coded 
mately proportional to n2 /2  or Kn2 where K is constant. No. Binm Coded Decimal Decimal 
This relationship is relied on in the present invention to 8, 4, 2, 1 AX%Z~ 16, 8, 4, 2, 1 
first accumulate one by one, in a binary register the pulses 20 1 ----.------ 0001 o ooooo 
which compose the number to be raised to  a power. An- 2 - - - - - - - - - - -  0010 4 00100 3- - . - - . - - - . -  0011 4 00100 
other register is then arranged so as to  be incremented 4 -----.-.-.- 0100 8 01000 
by the value of the count in the first register every time ::::::-::::: 0101 8 01000 0110 12 01100 
the first register receives a pulse, thereby accumulating the 7- - -  -. ...-. 0111 12 01100 
counts in the second register. Thus the summation of n, 25 98: 1000 16 10000 1001 16 10000 
Z(n), is performed and an approximation to Kn2 results. 
By adding another accumulation step to accumulate 
z[z(n)l  a function is obtained which is an approxima- It can be seen that if the "one" bit column is deleted in 
tion to K~ 3. varying the exact mechanism of accumula- he binary representation of the AX2+1 series, and the 
tion can result in the exact higher power without deviat- 30 "one" bit column of the binary representation of deci- 
ing from the contemplation of the present invention. ma1 number is made all zeros then the two representa- 
As explained abwe the invention in its broadest form tions are the same 
povides-a result which is an approximation of the sum 
of the numbers raised to a desired power which becomes Binary Coded Binary Coded 
more exact as the number increases in magnitude. Par- 35 No. Decimal Demmal (Modificd) of A X 2 3 3  
ticular requirements demand more accurate approxima- x 8, 4 ,2 ,  1 AXYI 16, 8, 4, 2 
tious and in some cases the exact sum of the numbers 1 - - - -_ - - - -_ -  0000 o owo 
raised to the desired power. Flexibility in determining the 2 - - - - - - - - - - -  0010 4 0010 
degree of exactness of the results is one of the features 40 :::::::::::: a010 4 0010 0100 8 0100 
of the invention and is accomplished by varying the oper- EL-- - - - - - - - -  0100 8 0100 
ational stages and steps. An explanation of the instant !::::::::::: 0110 12 0110 0110 12 0110 
invention's teaching of the generation of exact sum of 8----------- 1000 16 1000 
loo0 16 1000 
squares of numbers composed of integer will be particu- '----------- 
larly elucidated as an aid in understanding the broader 
invention. 43 The invention utilizes the above factors namely that 
In order to obtain the sum of a series of the squares the sum of a quantity of the terms of the  AX^+^ series 
of numbers instantaneously it is first necessary to obtain equal to the number to be squared will result in perfect 
the square of each number. To do this the present in- squares for even numbers and perfect squares minus one 
vention relies on the mathematical relationship involved for odd numbers, and that before mentioned modified 
in the square X2, of a number, X .  FIGURE 4 is a plot 50 binary equivalents of decimal numbers are exactly the 
of X2 versus X ;  from the plot it can be seen that for same as the before mentioned modified equivalents of 
any value of X ,  where n is an integer from 1 to a, that the AX2+1 series to generate the exact squares of num- 
bers and form the exact squares to generate the sum 
2 of the squares. X - = ( X  n-l ) 2+AX2 
n 
55 The following description should be viewed in con- 
junction with the accompanying drawings in which 
where AX2 is the difference between FIGURE 5 is a block diagram of the general invention, 
2 FIGURE 6 is an overall block diagram of a preferred Xn embodiment of the invention and FIGURE 7 is a logic 60 diagram of a binary accumulator. 
In the embodiment of the invention illustrated in 
and the square of the next smaller interger. I t  can be FIGURE 5 there is shown an input 9, which is a series 
seen that a series composed of AX2 can be derived of pulse trains with a number X of pulses, X repre- 
namely; 1, 3, 5, 7, 9, etc., this series, the AX2 series, is senting the number to be raised to a power and then 
composed of all the odd intergers. One characteristic 65 added to the prior powered numbers. These pulse trains 
of this series is that when each number is added to the are derived from an input pulse source such as a photo- 
sum of the prior n~unber, a series of perfect squares, multiplier, a computer, o r  a sequenced digital to analog 
X2 series, is generated, which is: 1, 4 ,  9, 16, 25, 36, etc. converter. Each pulse train is accumulated in binary 
Therefore, the square of any number can be generated form by a register 10 which may be composed of binary 
by adding up the amount of terms in the above AX2 70 bistable devices. The binafiy output of the register is 
series equal to the number of which the square is de- fed into switching circuits 11, also applied is the input 
sired. If, instead of the AX2 series another series, namely pulse train 9. The output of 11 is a series of sequenced 
0 ,  4, 4, 8, 8, 12, 12, 16, 16, 20, 20, 24, 24, etc. is utilized commands (control functions) I2 which add the binary 
this A X 2 k 1  series has the characteristics that each term number accumulated by register PO into an approximately 
differs from the AX2 series by one and when each number 75 KX2 register 13, which also may be composed of binary 
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bistable deviccs. The approxinlately KX' registcr 13, is this clear pr;!sc also triggers a delay generator 48 udhic!~ 
commanded by o ~ i p ~ ~ t  12 tc add each number accilrnu- niay be an electrica.1 monostable rnultivibrator and pulse 
lated in register 13, after e a ~ I i  npnt pu!sc is received, to shaper. The output of delay generator 48 is connected 
the sum of the prior nun~bers a.ccurnulated in register 43. to the reset buss of the primary register bistable devices. 
Prior to receipt of the next r.'.imber regisier 10  must A final clear pulse 56) similar to clear pulse 49, and de- 
be reset. ?.his is performed by a reseC signal $4. This :' rived from an external signal source 67 occurs after all 
reset signal is either externally provided or  is extracted the input pulse trains have been received and is con- 
from the pulse trains through detection of unique spac- nected to the reset buss of the bistable devices com- 
ing between the pulse trains 9 or  some other distinguish- posillg the secondary register. 
ing means. After each input pulse of the input pulse train being 
The binary output of register 13 is applied to switching squared is accumulated, the gate outputs 35, 36, 37 up- 
circuits 15, also applied are the output commands of date bistable devices 40, 41 and 42 respectively by means 
switching circuits I1 and the input pulse trains 9. The of gates 51, 32 and 53 respectively only when the gate 
commands 8 from switching circuits 15 control an ap- output is a "one." Bistable devices 40, 41 and 42 accu- 
proximately MX3 register .I7 so that e lch number ac- 1s mulate the 22, 23 and 24 ter7ms respectively in the sec- 
cumulated in the approximately ,%Y3 register after each ondary register 13. Thus after each input pulse the binary 
pulse accumulaiion is added to the sum of prior ac- representation of the modified AX2 series is added to the 
cumulations to result in a running tabulation in register prior sum in the secondary register 13 so that the regis- 
17 of ICY3. I t  csn be seen that the addition of further ter is registering the perfect squares of the input pulses 
delay and gating means and registers would result in ob- 20 when the number of input pulses is even and the perfect 
taining higher power sum functions. The illformation squares minus one when the number of input pulses is 
in the last register, the required sum, is supplied to any odd. After the last input pulse train is entered clear 
desired output or  utilization device, represented sche- pulse 49 allows gate 30 t o  assume a "one" output 34 if 
matically at 63. This output or  utilization device may be thc output 26 of the bistable device of the primary reg- 
a computer, buffers, a decoder, or a display. 25 ister is "one," as it would be if the number of input 
One of the embodiments of the present invention is pulses in the particular train was odd. If the number 
illustrated in FIGURE 6.  This embodiment is an exact was odd the first bistable device 38 of the secondary 
sum of squares generator, having an input of pulse trains register would be set to a "one" by means of gate 30 
which is also a series of pulse trains 9 derived from an output 34 thus, making the llunlber in the secondary reg- 
input pulse source 65. This pulse train may, for example, 30 ister 13 equal to the perfect square of the number rep- 
be electrical pulses with the number of pulses in each resented by the input pulse train. 
train, X, representing the 11~1mber to be squai-ed and 
~h~ clear pulse 49 also triggers delay generator 48 of 
then added to the prior squares. These pulse trains are the output of which resets the bistable devices of the 
applied into a primary accumulator register composed of primary register to 'czerov in readiness for the next pulse bistable devices 319, 20, 21 and 2%. These bistable devices 35 train, 
may be electrical flip flops which are connected so as As each pulse train is received the square of the num- to accumulate in binary form the number represented by ber of pulses in the particular pulse train is added to the the total  umber of pulses ill each input pulse train. The 
of the sqtlares of the numbers represented input pulse trains are also applied to a series of delay by the pulse trains so that the secondary register is ac- 
generators 23, 24, 25. These delay generators nlay be 40 curnulatins the sum of the squares of the numbers. 
electrical monostable nlultivibrators. After all the numbers have been squared and the The Output of delay generator 23 serves as the input 
squares added a clear pulse 50 from an external to  delay generator 24, the output of which is applied to 
source 67 resets all the bistable devices of the secondary delay generator 24' Thus, each outpL1t of the three 
register in preparation for the next series of input generators is de!ayed from the prior output or outputs 
The delays are selected so that the ourput of the last 45 trains. 
delay generator is less than the shorlest interval between While the above embodiments shows only four stages 
pulses in the input pulse trains 9. o r  bistable devices in the primary register any number 
outputs 26, 27, 2.8, 29 of the bistable devices 19, could be included, depending upon the magnitude of the 
21, 22 represent the binary accumulation of tile input n~lmber x represented by any given input ~ u l s e  train. 1n 
pulses and are each introduced as one input of ~ddi t ion,  the number of stages in the secondary register 
gates 30, 31, 32 and 33 which mag be electrical dior{e C O U ' ~  be any number upon the 
gates, the inputs to gates 31, 32 and 33 are ?he out- ~ u n ~ b e r  of i i i p ~ t  pulse trains and the numbers represented 
puts of the three delay generators. Output 26 is an in- by the input pulse trains. 
put along with clear pulse 49 to gate 30. When both Binary register connections and operational wave forms 
an output 29, 28 or 29 from the primary register, and 55 are illustrated in FIGURE 7. The following description 
the corresponding delay generator outputs are logical will explain the operation of a binary register.  he reg- 
"ones" then tile particu~ar gate output be a logical ister is conlposed of bistable devices 54, 55, 56 and 57 
"one"; at all other times this gate output will be a logical S U C ~  as electrical flip flops. The input 58 to the register 
"zero." is a series of pulses which will be accumulated. The bi- 
The outputs of gates 30, 31, 32 and 33 are designated 60 stable devices are connected such that the output of the 
34, 35, 36 and 37 respectively. These outputs which are first is the input to the sccond, the output of the second 
the sequenced coinmands (coillrol functions) serve as i' the input lo the third, and the output of the third is 
inputs to a second (secondaly TVhiC]l thi- input to the fourth. For the purposes of this explana- 
stores ; l~r :  X"filr;clioirs air<! is ~olnpasei; of ",is[ahl:: c ~ c  tior?, ;i transiiioil from low level to a high level, i.e., 
vices, r,vfiici; in3~/ bi: cIcc:rjcal ijip flops, desiirnntetl 38 65 po"iii;,e trarrsition nt the i?pirt to a bistable device re- 
through 4'7, co:lnec!td to accumulaie in binary foim. silits in a ch:iirge in  state of tile bistable device. There- 
'bhe oritput 34 of gate 30 is the inprlr to bistable de.. fore, input pulses 58 will cause flip flop 54 to change 
vice 38, the output 35 of gate 31 is an input to bistab!e sk ie  for each input pulse. If all the bistable devices of 
device 40 via gate 51, and the output 36 of gate 32 is the accumulator are in their low or  "one" state, then fhe 
an input to bistable device 31 via gate 52, and ti-re out- 70 o~ltput 59 of the first bistable device 54 will change from 
put 37 of gate 35 is an input to bistable dzvice 42 via ''one" to a high or "zero" state after two positive transi- 
gate 53. tions of the input waveform, the second bistable device 
A clear pulse 49 such as, Pol example, an electrical output 60 will oilly change after four positive transi- 
pulse which occurs after each p~zlse train derived from tions, the third 631 after eight, and the fourth 62 after 
an external signal source 46 is the other input to gate 30; 75 sixteen. Thus each bistable device or  stage of the register 
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divides the prior input by two. If the output 59 of the said second registering means comprises a first, a sec- 
first bistable device 54 is assigned a weight of 1 when ond, and a third gating element and a plurality of 
the output is "one" or  0 when the output is "zero" the bistable elements; and said first gating device is cou- 
output 66) of bistable device 55 a weight of 2 and 0, the pled to a first of said plurality of bistable elements, 
output 61 of bistable device 56 a weight of 4 and 0, and said first bistable element is coupled to a second of 
the output 62 of bistable device 59 a weight of 8 and 0 said plurality of bistable elements, said first gating 
then as the pulses are accumulated the bistable device element is coupled to said second gating device and 
states represent the binary equivalent of the number. Thus to said second bistable element, a third of said plu- 
the register accumulates the number of input pulses in rality of bistable elements coupled to said first gat- 
binary. 10 ing element, said second gating element coupled to 
While there have been described what are at  present said third bistable element and to said third gating 
considered to be the preferred embodiments of this inven- device, a fourth of said plurality of bistable elements 
tion, it will be obvious to those skilled in the art that coupled to said second gating element, said third 
various changes and modifications may be made therein gating element coupled to said fourth gating device 
without departing from the invention, and it is, there- 15 and to said fourth bistable element, and the remain- 
fore, aimed to cover all such changes and modifications ing bistable elements of said plurality of bistable ele- 
as fall within the true spirit and scope of the invention. ments connected serially with the first of said re- 
What is claimed is: maining bistable elements coupled to said third gat- 
1. A system for computing the sum of numbers, each ing element. 
number being raised to the second power, wherein each 20 4. A system for computing the sum of numbers each 
of said numbers is represented by a serial train of input raised to an integer power, wherein each of said numbers 
pulses equal in number of the said represented number, is represented by a serial train of input pulses equal in 
said system comprising in combination: number to the number represented thereby, said system 
a first registering means for sequentially accumulating comprising in combination: 
in binary form said input pulses representative of a 25 a primary registering means connected to receive the 
said number, said first registering means having a plu- pulses of each of said train of input pulses and op- 
rality of stages, and further having output signals erating to sequentially accumulate said pulses in bi- 
representing the number of pulses accumulated, each nary form and to provide output signals representing 
said stage of said first register means being simul- the number of pulses accumulated; 
taneously resettable; 30 a primary control function means connected to receive 
a control function means responsive to each of said said input pulses and said output signals from said 
Qut pulses and to said output signals from said first primary registering means and responsive to said 
registering means to produce signals representing input pulses and said signals representative of the 
control functions; number of pulses accumulated in said primary regis- 
a second registering means coupled to said control func- 35 tering means to develop signals representing control 
tion means and responsive to said signals represent- functions; 
ing said control functions for accumulating signals a primary resetting means connected to said primary 
representing the number of pulses present in said registering means for resetting said primary register- 
first registering means following the receipt of each 40 ing means to a predetermined condition; 
of said input pulses; a plurality of registering means, equal in number t o  
said control function means further comprising, a de- said integer power minus one; 
lay generating means responsive to  each of said in- a first of said plurality of registering means connected 
put pulses to produce output pulses successively de- to said primary control function means to accept said 
layed from each of said input pulses; and a gating signals representing control functions, upon the re- 
means coupled to said first registering means and to 45 ceipt of each of said input pulses, and t o  total the 
said delay generating means to  accept said output number of pulses accumulated in said primary reg- 
pulses from said delay generating means and said istering means; 
output signals from said first registering means to a plurality of control function means, equal in number 
produce signals representing control functions; and to said integer power minus two, each of said plural- 
wherein said second registering means is coupled to 50 ity of control function means connected between a 
said gating means. succeeding and a preceding registering means of 
2. The system of claim I, wherein said delay generat- said plurality of registering means, to develop con- 
ing means is comprised of a plurality of delay elements. trol signals responsive to said input pulses and to 
3. The system of claim 3, further including a signal the number accumulated in an associated registering 
source and wherein: 55 means of said plurality of registering means; and 
said first registering means comprises a first, a second, a second resetting means connected to each of said 
a third, and a fourth bistable device serially con- plurality of registering means for resetting each said 
nected in that order with said first bistable device plurality of registering means to a predetermned con- 
coupled to receive said input pulses; dition. 
said delay generating means comprises a first, a second, 60 5. The system of claim 4 wherein said primary control 
and a third delay device serially connected in that function means is comprised of a plurality of delay gen- 
order with said first delay device coupled t~ receive erating means responsive to  each of said input pulses so 
said input pulses; as to produce output signals successively delayed from 
said signal source is coupled to said first, second, third each of said input pulses and a plurality of gating m a n s  
and fourfh bistable devices and produces a signal 65 connected to said primary registering means to accept said 
representing a clear pulse; output signals from said delay generating means and said 
said gating means comprises a first, a second, a third, Output singals to said primary registering mean to produce 
and a fourth gating device, said first gating device said signals representing control functions reponsive to  
coupled to said first bistable device and to said signal aid input pulses and the number of pulses accumulated 
source, said second gating device coupled to said 70 in said primary registering means. 
first delay device and to said second bistable device, 6. A circuit for providing the exact sum of squares of 
said third gating device coupled to said second delay a plurality of numbers, each said number being repre- 
device and to said third bistable device, and said sented in a unitary system by a series of pulses, said num- 
fourth gating device coupled to said third delay de- ber having a maximum of 2"-1 pulses, n being any posi- 
vice and to said fourth bistable device; and 75 tive integer, wherein the arithmetic sum of said pulses 
3,5015,036 
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equals the number represented by said series of pulses, (d j  switching the state of the third stage of a second 
said circuit comprising: accumulator comprising a plurality of stages when 
a first register responsive to said series of pulses for the said second stage of said first accumulator has 
accumulating said pulses, said first register compris- been determined to be in a one state; 
ing a first, second . . . nth stages, each of said i1  (e) delaying to allow said second accumulator sum- 
stages having a true output, and a reset input; cient time to respond to any carry pulse generated 
a pluraliy of AND gates, comprising a first, sec- in step (d); 
ond . . . n gates, each said n gates having two in- ( f )  interrogating the third stage of said first accumu- 
puts and one output, one said input of said first AND lator to determine whether said third stage is in a 
gate being coupled to said true output of said first 10 one state; 
stage of said first register, one said input of each (g) switching the state of the fourth stage of a said 
said remaining n AND gates being coupled to said second accumulator when the third stage of said first 
true output of a said respective n stage of said first accumulator has been determined to be in a one 
register; state; 
a delay means, said delay means being responsive and 15 (h) delaying to allow said second accumulator suffi- 
referenced to said pulses of said data train, said de- cient time to respond to any carry pulse generated 
lay means providing 11-1 outputs, each said delay in step j g ) ;  
means output being delayed to a greater extent than (i) applying a next pulse of said series of pulses rep- 
the next lower delay means output, said first output resentative of a number to said first stage of said 
of said delay means being coupled to the other said 20 first accumulator; 
input of said second AND gate, one said output of (j) repeating steps (b) through (h) for each said next 
each said remaning 11-1 delay means outputs being pulse of said series of pulses until all pulses of said 
coupled respectively to the other said input of said number to be squared are processed; 
remaining AND gates so that the delay means out- (k) resetting all stages of said first accumulator to 
put being the said 12-1 output is coupled to the other 25 zero state; 
input of said 11th AND gate; (1) applying a first pulse of said series of pulses rep- 
a plurality of OR gates comprising a first, second . . . representative of the next of a plurality of numbers 
11- 1 gates, each said gate having two inputs and one the sum of the squares of said numbers of which is 
output; desired; 
a second register, said second register comprising at 30 (m) repeating steps (b) through (k). 
least a first, second . . . 2n stages, each stage hav- 8. A method as defined by claim 7 wherein a further 
ing an input and an output, each said second through step after step (j) but before step ( k )  includes: 
tztlz stages of said second register having said second (1) interrogating the first stage of said first accumu- 
register output coupled to one input of a said OR lator to determine whether said first stage is in a 
gate, said output of said second stage of said second 35 one state; 
register being coupled to said one input of said first (2) switching the state of the first stage of said sec- 
OR gate, said n remaining outputs of said second ond accumulator when the first stage of said first 
register stages being connected respectively to said accumulator has been determined to be in a one 
one input of said OR gates so that said 11th stage state; and 
output of said second register is coupled to said 40 (3) delaying to allow said second accumulator suffi- 
11-1 OR gate; said output of said second AND gate cient time to respond to any carry pulse generated 
being coupled to the said other input of said first in step (2) above. 
OR gate, the said output of said remaining higher 9. A method for obtaining the sum of the squares of a 
numbered AND gates being coupled respectively to plurality of numbers, each number being represented in 
the other said input of said OR gates so that the 45 a unitary system by a series of pulses, said method con- 
output of said nth AND gate is coupled to the other sisting of the following steps: 
input of the said 11- 1 OR gate; (a) applying seque~ltially a series of pulses representa- 
said output of said first OR gate being coupled to said tive of the first of said plurality of numbers to a 
input of said 3rd stage of said second register, said first stage of a first accumulator said first accumula- 
remaining OR gate outputs being coupled to said 50 tor conlprising a plurality of Stages for accumulation 
respectively higher numbered stages of said second on a binary basis; 
register so that said output of said ,I-1 OR gate is (b) operating said first acc~~n~nlator  for each pulse of 
coupled to the said input of the n + l  stage of said said series of pulses for a sufficient time to complete 
second register; the accumulation on the binasry basis of each sequen- 
reset means, said reset means output being coupled to 55 tial pulse; 
the said other input of said first AND gate, and to (c) interrogating sequentially, following each pulse of 
each said reset input of each stage of said first reg- said series of pulses, each successive stage starting 
ister; and said output of said first AND gate being with the second stage of said first accun~ulator to 
coupled to the input of said first stage of said second det ~rmine whether said stages of said first accumu- 
register. 60 lator are in a one state, each sequential interrogating 
7. A method for obtaining the sum of the squares OF being delayed from the previous interrogation; 
a plurality of numbers, each numbzr being represented in ( d j  switching the state of the stages of a second accu- 
the unitary system by a series of pulses, said method mulator, slarting with the third stage thereof, the 
comprising: slvitching of said thix-d stage to occur after said sec- 
(a )  applying a first pulse of said series of plr~ses rep- 65 ond stage of said first accumulator is interrogated 
resentalive of a number io first stage of a fit-st ac.. and detc;.nrii~ctl io be irr a one state, each of the 
curnulalor colnprising a plurality of siages for ac- higher order stages of said accumulator being 
cumulation on the binary basis; switched after each respective next lower order stage 
(b) delaying to allow said first accumulator sufficient of said first accunlulalor is interrogated and deter- 70 mined to be in a one state; time to complete the accumulation on the binary (e) resetting all of said stages of said first accumulator basis of said pulse; to zero state after all pulses of said number to be (c) interrogating the second stage of said first accu- squared are processed; and 
mulator to determine whether said second stage is (f) applying successively to said first stage of said first 
in a one state; 75 accumulator the series of pulses representative of 
3,508,036 
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eacll i>liinbzr. of the rcii-lairldzi of said j31iii-31iiy of References Cited 
numbel-s to he siliia~.cd and suinmed a1.d repealing 
steps ( b )  through ( f )  for each of said series of pulses 
for each of said numbe1.s. 
163. The r ~ ~ e t h o d  of c l a in~  9 wherein step (d) at the end 
thereof, further includes the steps of: 
(dl) interrogating the first stage of said first accumu- 
lator to determine nihether said first stage of said first 
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accumulator when the first stage of said first accumu- U.S. GI. X.R. 
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